View MAS9138A1SD06_847634.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

DA9138.005 12 April, 2006
MAS9138
ASYNCHRONOUS TO SYNCHRONOUS CONVERTER
* Pin compatible with MAS7838 * Interfaces a duplex asynchronous to synchronous channel * Modem speeds of 600, 1.2k, 2.4k, 4.8k, 7.2k, 9.6k, 12k, 14.4k, 19.2k and 38.4k bps with a single 4.9152 MHz crystal
DESCRIPTION
MAS9138 is a single chip duplex asynchronous to synchronous converter. It converts asynchronous start stop characters to synchronous format, with stop bit deletion when required as defined in the CCITT recommendation V.14. On the receiver channel MAS9138 converts the incoming synchronous data to asynchronous start stop character format with stop bit insertion when required as defined in the CCITT recommendation V.14. MAS9138 implements the data modes for the synchronous interface as specified in the V.14. MAS9138 can be configured to operate at any frequency up to 38.4 kbits/s within these modes. The device contains a bit generator and frequency selection logic to allow easy operation at other data rates. With just one crystal the device can adapt to ten (10) different bit rates so it is ideally suited to be used with the most common modem systems ranging from V.22 to V.34.
FEATURES
* * * * * * * * * Implements CCITT recommendation V.14 Bypass operation Character length from 8 to 11 bits including start stop and parity bits CMOS and LS-TTL compatible interface Low power consumption (typically 10 mW) No additional circuitry needed to perform conversion Single +3.3...+5V supply Operating temperature -40oC to 85oC 16-pin PDIP and SO package
APPLICATION
* * * * Data communication systems Adapts asynchronous terminals to synchronous modems Full or half card PC modems using UART as a data source Simplifying data multiplexing systems
BLOCK DIAGRAM
CL1 CL2 XESR TMG OSC TSL TXC TDO RXC RDI XASY XHST VSS
>1 _ ASYNC TO SYNC SYNC TO ASYNC O S C CONTROL
VDD
TDI
RDO
MAS9138
1 (10)
DA9138.005 12 April, 2006
PIN CONFIGURATION
PDIP 16 SO16 16 VDD 15 RXC 14 RDI 13 RDO 12 XHST 11 XASY 10 TDO 9 TDI TSL 1 TMG 2 OSC 3 TXC* 4 CL1 5 CL2 6 XESR 7 VSS 8
MAS9138N
TSL 1 TMG 2 OSC 3 TXC* 4 CL1 5 CL2 6 XESR 7 VSS 8
MAS9138SB/SD
16 15 14 13 12 11 10 9 VDD RXC RDI RDO XHST XASY TDO TDI
Top marking: YYWW = Year Week, XXXXX.X = Lot Number,
PIN DESCRIPTION
Pin name TSL TMG Pin no. PDIP 1 2 SO 1 2 I I Timing select. 0 selects external sampling timing 16 x TXC from pin 2, TMG. 1 selects internal sampling timing. Timing. Square wave timing signal 16 x TXC (TSL = 0) or 128 x TXCmax (TSL = 1). Max f = 10 Mhz when VDD = 5v and 5MHz when VDD = 3.3v. Oscillator. Output for crystal. If used, the crystal is connected between pins 2 and 3. Transmitter timing (MAS9138 only). Synchronous square wave timing for transmitter. The transmitted data output, TDO is synchronized to the rising edge of TXC. The duty cycle of TXC has to be 50% +/- 5%. Character length. The total character length including one start bit, one stop bit and possible parity bit is selected with the CL1 and CL2 signals. Extended signalling rate. The tolerance of the synchronous bit rate can be: XESR = 1 (basic signalling rate) TXC -2.5%...+1.0% XESR = 0 (extended signalling rate) TXC -2.5%...2.3% Ground I/O Function
9138 XXXXX.X YYWW
3 4 3 4
9138 XXXXX.X YYWW
=ESD Indicator
OSC TXC
O I
CL1 CL2 XESR
5 6 7
5 6 7
I I I
VSS
8
8
G
2 (10)
DA9138.005 12 April, 2006
PIN DESCRIPTION
Pin name TDI TDO XASY Pin no. PDIP 9 10 11 SO 9 10 11 I O I Transmitter data input. 1 = mark or stop bit. 0 = space, start or break signal. Transmitter data output. Output data is synchronized to the synchronous timing signal TXC (pin 4). 1 = mark. 0 = space. Asynchronous mode. XASY = 0 Asynchronous transmission, XASY = 1 Synchronous transmission. In synchronous transmission the converter is totally bypassed in both directions: TDI = TDO, RDI = RDO Higher speed signalling timing. XHST = 1 normal synchronous to asynchronous conversion (CCITT V.14). XHST = 0 asynchronous to synchronous conversion with higher speed synchronous timing (TXC, RXC). TXC and RXC timing must be 1-2% higher than the normal bit rate in order to allow some overspeed in the asynchronous data. On the receiver side the RX buffer is deleted and the synchronous data RDI is directly connected to the asynchronous output RDO. Receiver data output. RDO is the received data converted back to asynchrnous mode. 1 = mark or stop bit, 0 = space, start or break signal Receiver data input. 1 = mark, 0 = space. The received data must be synchronized to the receiver timing RXC from the synchronous channel (pin 15). Receiver timing (MAS9138 only). Receiver square wave timing from the synchronous channel. The received data RDI must be synchronized to the rising edge of RXC. Power supply I/O Function
XHST
12
12
I
RDO
13
13
O
RDI
14
14
I
RXC
15
15
I
VDD
16
16
P
ABSOLUTE MAXIMUM RATINGS
(GND = 0V)
Parameter Supply Voltage Storage Temperature
Symbol VDD Ts
Conditions
Min -0.5 -55
Max 5.5 +150
Unit
o
V C
RECOMMEDED OPERATION CONDITIONS
Parameter Supply Voltage Supply current Operating Temperature Symbol VDD IDD Ta VDD = 5V Conditions Min 3 2 -40 Typ 3.3 to 5.0 Max 5.25 5 +85 Unit V mA
o
C
3 (10)
DA9138.005 12 April, 2006
ELECTRICAL CHARACTERISTICS
Inputs Parameter Input low voltage Input high voltage Input leakage current Input capacitance load Internal pull-up resistor for digital inputs Symbol VIL VIH IIL CI Rpull-up Conditions VDD=5V, VSS=0V VDD=3.3V, VSS=0V VDD=5V, VSS=0V VDD=3.3V, VSS=0V VDD=5V, VSS=0V VDD=3.3V, VSS=0V VDD=5V, VSS=0V VDD=3.3V, VSS=0V VDD=5V, VSS=0V, VIN=0.4V VDD=5V, VSS=0V, VIN=2.5V VDD=3.3V, VSS=0V, VIN=0.4V VDD=3.3V, VSS=0V, VIN=1.5V Outputs (TDO, RDO)
(test conditions: -40oC to 85oC) (test conditions: -40oC to 85oC)
Min
Typ
Max 0.8 0.4
Unit V V V V
2 1.4 -100 -100 1 1 150 300 200 600 275 1000 350 1500
A A pF pF k k k k
Parameter Output low voltage
Symbol VOL
Conditions VDD=5V, VSS=0V, IOL=+1.8mA VDD=3.3V, VSS=0V, IOL=+0.6mA
Min
Typ
Max 0.4 0.2
Unit V V V V
Output high voltage
VOH
VDD=5V, VSS=0V, IOL=-4.3mA VDD=3.3V, VSS=0V, IOL=2.1mA
3.0 1.8
Outputs (OSC)
(test conditions: -40oC to 85oC)
Parameter Output low voltage
Symbol VOL
Conditions VDD=5V, VSS=0V, IOL=+0.5mA VDD=3.3V, VSS=0V, IOL=+0.19mA VDD=5V, VSS=0V, IOL=-1.4mA VDD=3.3V, VSS=0V, IOL=0.7mA
Min
Typ
Max 0.4 0.2
Unit V V V
Output high voltage
VOH
3.0 1.8
4 (10)
DA9138.005 12 April, 2006 Data timing
(test conditions:VDD=3.3V - 5V, VSS=0V, -40oC to 85oC)
Parameter Low to high logic transition time High to low logic transition time
Symbol tR tR
Conditions CL = 10pF CL = 10 pF
Min
Typ 20 20
Max
Unit ns ns
(test conditions:VDD=3.3V - 5V, VSS=0V, -40oC to 85oC, TSL = 1)
Parameter TDO delay time after TXC RDI setup time before RXC RDI hold time after RXC
Symbol T1 T2 T3
Conditions
Min 50 1/4 TRXC 1/4 TRXC
Typ
Max TTXC/16 + 350
Unit ns ns ns
(test conditions:VDD=3.3V - 5V, VSS=0V, -40oC to 85oC, TSL = 0, TMG = 16xTXC)
Parameter TDO delay time after TXC RDI setup time before RXC RDI hold time after RXC
Symbol T1 T2 T3
Conditions
Min 50 1/4 TRXC 1/4 TRXC
Typ
Max 1/TMG + 350
Unit ns ns ns
TIMING DIAGRAMS
The MAS9138 shifts the data out with rising edge of TXC. The data from RDI is read in with falling edge of RXC.
TTXC TXC
TDO
delay
T1
TRXC RXC
T2 T3
RDI
5 (10)
DA9138.005 12 April, 2006
FUNCTIONS
Asynchronous to synchronous converter The synchronous start-stop character, TDI (transmitter data input), is read into the Tx buffer. When the character is available the data bits are transferred as TDO (transmitter data output) with the synchronous timing signal TXC (transmitter clock). The bit rate of TDI must be the same as the TDO rate within -2.5%...+1% or -2.5%...+2.3% tolerance depending on XESR (extended signalling rate) signal. The transmitter adds extra stop bits to the synchronous data stream, if TDI is slower than TDO. The over speed is handled by deleting one stop bit in Synchronous to asynchronous converter The synchronous RDI (receiver data input) is buffered to recognize the stop and start bits. If a missing stop bit is detected, it is added to the RDO (receiver data output). In this case the stop bits are shortened 12.5% Converting with higher speed timing An alternative method to handle the over speed in asynchronous data is to boost synchronous timing TXC and RXC by 1-2%. In this mode XHST (higher speed timing) = 0. In this case there is no need to Timing selection The MAS9138 requires clock signals in order to function properly. The synchronous data transfer always requires the TXC clock. The clock is used internally for: -shifting data out from the TX buffer (to pin TDO) -detection of the bit rate in order to adjust the internal baud rate generator (only if TSL = 1) The asynchronous data transfer (pins TDI, TDO) is accomplished by generating an internal timing signal for the asychronous circuits. This internal timing signal (16T) is 16 times the TXC bit rate in order to sample the asynchronous data stream (TDI) at the proper
Timing Circuits 16 x TXC
every 8th character at maximum in the synchronous output data TDO. When extended signal rate (XESR = 0) is used 4th stop bit may be deleted. When the transmitter detects a break signal( at least M bits of start polarity, where M is length of character), it sends 2M + 3 bits of start - polarity to TDO. If the break is longer than 2M + 3 bits, then all bits are transferred to TDO. After a break signal, at least 2M bits of stop polarity must be transmitted before sending further data. (25% if XESR = 0) during each character. When the receiver gets at least 2M + 3 bits of start polarity, it does not add stop bits to RDO. This enables the break signal to go through the buffer. delete any stop bits in the transmitter buffer. The break signal goes through unchanged. On the receiver side the synchronous data, RDI, is transferred directly to the asynchronous output RDO with RXC. speed. The internal clock 16T is either generated from a crystal frequency by dividing it by 8, 16, 21 1/3, 25 3/5, 32, 42 2/3,64,128,256 or 512. Or it can also be generated externally and fed to pin TMG (TSL = 0). This is especially useful if the system already generates a clock which is 16 times the bit clock TXC as shown or if the bit rate is higher than 38.4 kHz. The divider is automatically selected by internal logic by measuring the TXC clock speed (TSL = 1). A crystal oscillator or a resonator can also be connected between pins 2 and 3. The crystal frequency should be 128 x TXCmax.
MAS 9138
TXC
EXTERNALLY GENERATED 16T CLOCK
Character Length CL1,CL2 CL1 1 0 1 0 CL2 0 0 1 1 Conditions 8 bits 9 bits 10 bits 11 bits
6 (10)
DA9138.005 12 April, 2006
APPLICATION INFORMATION
Synchronous modem with asynchronous interface The MAS9138 is intended for applications where an asynchronous and synchronous data source must be linked together. A typical case appears in a data modem where the terminal interface of the modem has been specified to be asynchronous but the modem data pump operates in a synchronous fashion.
RS232C INTERFACE TXD TDI MAS9138 TDO TXC RDI RXD RDO RXC PHONE LINE MODEM CIRCUITS
Synchronous serial interface with uP interface Another application is a synchronous serial interface for uP which uses UART as a data source. The concept is illustrated below.
UART M AS9138 T TL/V.28 TxD RS-232-C V.24
RDI uP-INTERFACE TDO
RxD
RxC
TxC
7 (10)
DA9138.005 12 April, 2006
APPLICATION INFORMATION
Data multiplexer A third application is a data multiplexing/demultiplexing system. The system accepts data from several sources. These data lines are sampled and the samples are sent through a multiplexer to a demultiplexer. To accomplish this, either a very high sample rate is needed or first convert the data to synchronous mode, where synchronous multiplexing can be used and only one sample per data bit is needed.
M AS9138 TDI CH 1 RDO 1 TDO RDI RDI TDO 1 M AS9138 RDO TDI
M AS9138 FORWARD CH 2 2
M AS9138
MUX/ DEMUX
BACKWARD
MUX/ DEMUX
2
CH N
N
TIMING
N
Synchronous modem with asynchronous interface The following application shows how to add an asynchronous interface to a synchronous modem with MAS9138. TSL and XHST inputs (pins 1 and 12) are connected to VDD. If the crystal is removed and the external 16 x TXC clock signal is used (dotted line) then tie the TSL input to ground. CL1, Cl2, XASY and XHST are user adjustable with jumpers or dip switches.
+5v RS232C TXD TTL/V28 78189A
470pF
Synchronous Modem TDO TXC RDI RXC TTL-Level TTL-Level TTL-Level TTL-Level *)
22pF
TDI
16 9
10 4 14
TXC
RXD
470pF
TTL/V28 75189A
RDO +5v TSL XHST Ext. Signal Rate Char. Length Char. Length ASY/SYN Select
13
15
RXC 16 x TXC
MAS9138
1 12 7 5 6 11 8
2
-12v
+12v
CR 1
9.8304MHz
3
22pF
Modem Timing Circuit
mode selection jumpers
*) Optional timing from the synchronous modem. In this case CR 1 can be eliminated. MAS9138 simplified application: V.28 interface for synchronous modem
8 (10)
DA9138.005 12 April, 2006
PACKAGE OUTLINES
16 LE P IP O TLIN (300 M B D ) AD D U E IL O Y
6.10 7.11 1.52
18.93 21.33
2.93 4.95
5.33 MX A
7.62 BC S
0.254
5.5
5-7
SA G E TIN PN LA E
0.36 0.56
1.15 1.77
2.54 BC S
0.63 TY IC L PA
1P IN
A M A U E E TS IN m LL E S R M N m
All dimensions are in accordance with JEDEC standard MS-001.
16 LEAD SO OUTLINE (300 MIL BODY)
0.33 x 45 5 TYP. 5TYP 0.25 RAD. MIN. 0.94 1.12 1.27 5 TYP. TYP. 0.36 0.48 0-0.13 RAD.
2.36 2.64 10.10 10.50 10.00 10.65 PIN 1 ALL MEASUREMENTS IN mm 7.40 7.60 0.10 0.30
SEATING PLANE
5 TYP.
5 TYP.
. 0.86 TYP
All dimensions in accordance with JEDEC standard MS-013.
9 (10)
DA9138.005 12 April, 2006
ORDERING INFORMATION
Product Code MAS9138N MAS9138ASB1 Product Package PDIP16 SO16 Comments 25 pcs/tube 47 pcs/tube MSB0091A Bake recommendation for surface mounted devices Tape&Reel in MBB, 1000 pcs
MAS9138A1SD06
SO16 RoHS compliant
LOCAL DISTRIBUTOR
MICRO ANALOG SYSTEMS CONTACTS
Micro Analog Systems Oy Kamreerintie 2, P.O. Box 51 FIN-02771 Espoo, FINLAND NOTICE Tel. +358 9 80 521 Fax +358 9 805 3213 http://www.mas-oy.com
Micro Analog Systems Oy reserves the right to make changes to the products contained in this data sheet in order to improve the design or performance and to supply the best possible products. Micro Analog Systems Oy assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights unless otherwise specified in this data sheet, and makes no claim that circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Micro Analog Systems Oy makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification.
10 (10)

▲Up To Search▲

Price & Availability of MAS9138A1SD06

	To Download MAS9138A1SD06 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .